Posted on: 14/01/2026
Job Title : Design Verification Engineer :
Company : Sykatiya Technologies Pvt Ltd
Location : Bangalore (Work from Office)
Experience : 4 to 15 Years
Notice Period : Immediate to 30 Days
Employment Type : Full-Time
About the Company :
Sykatiya Technologies Pvt Ltd is a fast-growing VLSI design and semiconductor services company, delivering high-quality solutions across ASIC design, Functional Verification, and SoC-level services.
We work closely with global semiconductor clients on cutting-edge IP and SoC projects, offering engineers deep technical exposure, real-time challenges, and long-term career growth.
At Sykatiya, we believe in engineering excellence, ownership, and continuous learning, enabling our teams to work on meaningful and impactful technologies.
Job Description :
We are looking for Design Verification Engineers with strong hands-on experience in Functional Verification of complex IPs and/or SoCs. The ideal candidate should be proficient in SystemVerilog and UVM methodology, with exposure to advanced industry-standard protocols (basic protocols excluded).
This role involves working closely with Design, Architecture, and Project teams to ensure high-quality, first-time-right silicon.
Key Responsibilities :
- Develop, enhance, and maintain UVM-based verification environments
- Perform end-to-end functional verification at ASIC / IP and/or SoC level
- Understand design specifications and translate them into comprehensive test plans
- Create and maintain sequences, drivers, monitors, scoreboards, and coverage models
- Execute simulations, analyze failures, and perform root-cause debugging
- Drive coverage closure (functional and code coverage)
- Collaborate with Design teams to resolve functional issues efficiently
- Review verification results and ensure adherence to project timelines
- Contribute to continuous improvement of verification methodologies and best practices
Required Skills & Experience :
- 4 to 10 years of experience in Design / Functional Verification
- Strong hands-on expertise in SystemVerilog and UVM
- Experience verifying complex IPs and/or SoC-level designs
- Solid understanding of verification methodologies and flows
- Ability to work independently with minimal supervision
- Strong analytical, debugging, and problem-solving skills
Mandatory Protocol Experience (Any of the below) :
- High-Speed Interfaces : PCIe, USB, SATA
- Memory Interfaces : DDR3 / DDR4 / DDR5, LPDDR
- Networking & Multimedia : Ethernet, MIPI (CSI/DSI), HDMI
- Interconnect / Coherency : CXL, CHI, CCIX
- Storage Interfaces : NVMe, UFS, eMMC
- Or any other advanced industry-standard protocol
Good to Have :
- SoC-level verification experience
- Coverage-driven verification methodology
- Scripting knowledge
- Experience working in fast-paced, customer-facing projects
Did you find something suspicious?
Posted by
Posted in
Semiconductor/VLSI/EDA
Functional Area
Embedded / Kernel Development
Job Code
1601151