Physical Design Engineer - PnR

Physical Design Engineer Block-Level (PnR)

Job Summary :

We are looking for a highly motivated Physical Design Engineer with a solid background in block-level place and route (PnR) to join our silicon implementation team.

The ideal candidate will have at least 6 years of experience in block-level physical design with proven expertise in timing closure, DRC/LVS, and performance optimization.

This role will involve working on advanced technology nodes and collaborating closely with RTL, DFT, STA, and power teams to ensure successful design implementation.

Experience with AMD flows is a significant plus.

Required Qualifications :

- Strong understanding of PnR flows, including floorplanning, placement, CTS, routing, and optimization.

- Proficient in timing concepts, static timing analysis (STA), and logic equivalence checks (LEC).

- Experience in DRC/LVS closure and handling design signoff at advanced technology nodes.

- Proven ability to manage power, performance, and area (PPA) optimizations at the block level.

- Solid understanding and experience with ECO flows, including physical and functional ECO implementation.

- Excellent problem-solving skills and ability to collaborate effectively with cross-functional teams.

- AMD flow experience is a strong plus.

Preferred Qualifications :

- Experience working on advanced nodes (e.g., 7nm, 5nm, or below).

- Knowledge of clock domain crossing (CDC) issues and mitigation techniques.

- Familiarity with scripting languages (TCL, Perl, Python) to automate physical design tasks and flows.

- Experience with design partitioning, hierarchical implementation, and block integration at the top level.

- Familiarity with EM/IR analysis and thermal-aware design considerations.