Posted on: 28/01/2026
Description :
- 5 - 8 years of ASIC verification experience
- Strong expertise in System Verilog and UVM testbench development
- Excellent hands-on experience with IP/SOC verification including waveform debugging using IUS, VCS, Questa and Verdi
- Experience working in a CPU (C/C++) based Verification environment is a must
- Experience of CPU verification and debugging CPU instruction flow is a must
- Experience of Test plan development, test case development (C/C++ and UVM), functional and code coverage closure
- Should be able to come up with test bench architecture for IP/SOC projects
- Strong scripting skills (Python, Perl, Shell, etc.)
- Experience of working NOC based SOC is a huge plus
- Excellent communication skills and demonstrate the desire to take on diverse challenges
- Proactively & independently drive assigned tasks to completion with full ownership
- Protocol knowledge of any one or more protocols is a huge plus (AMBA AXI/AHB/CHI, DDR, ARM CoreSight, PCIe, CXL, Ethernet, HBM, USB, etc.)
Location Preference: Ahmedabad, Bangalore, Hyderabad, Pune, Chennai
Timeline to onboard: Immediate (preferred) or 1 month notice
Did you find something suspicious?
Posted by
Posted in
Semiconductor/VLSI/EDA
Functional Area
Full-Stack Development
Job Code
1606801